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ABSTRACT
The purpose of this study was to determine whether or not a program can be
developed to examine isomorphism between parts of a VLSI layout. Many simulation
files, obtained through Magic's hierarchical extractor, were analyzed in order to develop
a C program to accomplish recognition of several types of gates. This recognition gives
signatures in order to check for isomorphism.
The development and design of the algorithms used in different parts of the pro-
gram are described. Results demonstrate that recognition of elements in a CMOS
circuit is possible, even with moderate complexity structures. An appendix with the C
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This thesis is an initial step to develop a tool for fast verification of Very Large
Scale Integration (VLSI) circuit design and timing verification. The integration of VLSI
chips includes many steps, beginning with setting the specifications and continuing to
fabrication of the chips. Design verification checks the chip design before fabrication.
The verification process is divided into three parts:
" Functional (logic) verification to ensure that the design gives the desired results.
" Physical (layout) verification to ensure that the physical layout obeys the geometric
design rules and to validate the proper circuit connectivity.
" Timing verification to validate the path delays and check that they satisfy the duty
cycle according to the design specifications.
The design process of a VLSI circuit leads toward the geometric layout. This
geometric layout is used to generate the masks from which the chip is fabricated on
wafers. The correctness of the geometric layout is crucial and must be checked before
the mask generation process. Due to the complexity of the geometric layout mistakes
can occur. Circuits that have been visually checked by designers and layout specialists
have been found to have missing contacts when entering the mask shop. Errors like this
are costly in terms of design time and, therefore, money. Computer aided design (CAD)
tools can reduce the time needed for the design process. Development of a fast circuit
verifier can reduce the design time.
I
A circuit verifier ensures that the design is accurate, reducing the chance of faulty
chips. There are several studies which attempt to provide design verification in certain
stages of the VLSI design process [1][2]. Some of them use the switch-level model and
others the device-level model. Although the switch-level model gives faster results, com-
ponent regularity can give the device level model the advantages of better identification
for certain elements. By comparing structures which consist of certain elements, a quick
verification can be achieved. For example, if the designer knows that his geometric layout
contains 99,336 transistors, 8,952 inverters, 6,747 pacsgates, 125 XOR gates and so on,
a CAD tool can test for these quantities and perform a quick verification. Beside the
device counter process, a timing analysis based on gates (or in general. devices) can be
faster by using devices than using transistors.
This research is concentrated on an algorithm that will provide designers with
circuit verification. This algorithm accomplishes its task by examining the isomorphism
property through the graph theory.
B. SCOPE OF THE THESIS INVESTIGATION
The goal of this thesis is to develop an algorithm that examines whether the isomor-
phism exists between a Complementary Metal Oxide Silicon (CMOS) circuit geometric
layout and the expected layout. The expected design description may produce the ex-
pected simulation file before the layout process. B.- this algorithm, errors that have
taken place during assembling the whole geometric layout from its distinct parts can be
identified.
The algorithm uses a simulation file as input. This simulation file, consisting of
transistors, is analyzed. We first perform gate recognition of several types of gates and
remove the transistors which belong to these gates from the simulation file. The remaining
transistors are grouped as abstract structures (devices). This gate and/or structure
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recognition and taxonomy provides classification among transistors. Transistors of the
same connection topology are grouped together. The above proce-s is performed in the
expected circuit and in the part of the circuit that we want to examine. The algorithm
then performs tests for each kind of gate and structure to verify that the two circuits are
isomorphic.
C. THESIS OUTLINE
Chapter II introduces graph theory and discusses briefly the isomorphism propelty.
In Chapter III. the different steps that are required to generate simulation files are
examined (Magi c-ext ractor-ext2sim).
The preliminary stage of structurinL the transistor level information for later use
is presented in Chapter IV.
Examination of simulation files for known CMOS circuits is presented in Chapter
V. Several kinds of gates are recognized and their algorithms are analyzed.
Chapter VI provides the algorithm to group the rest of the existing transistors in
structures with proper format. for later examination for isomorphism.
Chapter VII discusses the algorithm for the tests that are performed in order to
identify if isomorphism exists.
Chapter VIII summarizes the results of this thesis and includes possible uses of this
program in circuit and timing verification.
:3
II. GRAPH THEORY - THE ISOMORPHISM
PROPERTY.
A graph. G, is a network of nodes or vertices (V) and arcs or edges (E) from some
nodes to others or to themselves [3]. According to properties that exist between vertices
and edges, graphs are categorized in a taxonomy that is quite lengthy. Some example
categories are:
1. Simple. if no self-loops or multiple edges exist.
2. Directed. if the pair of end points of an edge is ordered.
3. Euler, every edge appears once if in an undirected graph.
4. Complete, if every pair of distinct vertices is adjacent.
.5. Tree, if the graph has no cycles
and many others [3].
A graph caii be used to represent a VLSI circuit layout, with transistors as the
vertices of a graph and the connections between the transistors its edges. The only
difference that exists is that the graph of a VLSI circuit, containing perhaps 100,000
transistors, cannot be placed in any of the above categories. The connectivity follows
functional and topological requirements. These functional requirements establish the way
of connectivity between the transistors and thus no assumption can be made in order to
fit somewhere in graph theory's taxonomy.
In graph theory two concepts of "sameness" exist. These concepts are equality






Figure 2.1: Example of three graphs which are mutually isomorphic.
equal edge sets" [4]. The isomorphic property is more fundamental one. "Isomorphic"
has Hellenic roots meaning "same structure." Two graphs, G and G', are said to be
isomorphic if a 1-to-1 mapping of graph G' onto graph C exists [5]. The verification
of 1-to-1 mapping is not an easy task, especially if the number of vertices and edges is
large. The three graphs in Figure 1 are isomorphic, although they don't seem to be at
first glance. In fact, the graph isomorphism prc ilem is NP-complete [6].
Isomorphism preserves a number of properties [4], some of which will be useful to
this research. These are:
9 Same number of vertices.
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* Same number of edle.
* Same number of pieces (subgraphs).
If one of the above properties does not exist between two graphs, they are not isomorphic.
In other words, either an attempt can be made to check for isomorphism or to try to
prove that one of the above properties does not exist and the graphs are not isomorphic.
The existence of isomorphism between two graphs, is based on "graph invariants." These
are distinct properties or parameters that must exist in both graphs if they are isomor-
phic. The more graph invariants that can be identified, the more certainty exists about
isomorphism. But this is a postulation, not a proof. A "complete graph invariant" is
considered the one property that must exist between two isomorphic graphs, and is the
only way to prove isomorphism. Since the discovery of such complete graph invariant, in
a computable way, would solve the isomorphism problem, the search has been persistent
and still continues [7][8].
In this research, the attempt to identify isomorphism is based on assigning graph
invariants and examining for existence of the three properties mentioned before. This
attempt is made through circuit layout gate recognition. The taxonomy of different
structures of transistors into gates, implies all three properties. For example, suppose
1,932 inverters exist in a circuit. This means that by recognizing structures as inverters,
in the two graphs. and comparing them we have already examined for the first two
properties (same vertices and same edges). Furthermore, having the same number of
inverters. the third property is also examined. Of course, as mentioned before, this is
a postulation not a proof as the gates may be connected in the wrong way. The larger
the number of structures which are identified, the less the uncertainty is. This thesis
treats the isomorphism at the gate level but more levels can be applied to prove whether
isomorphism exists or not.
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III. ANALYSIS OF SIMULATION FILES.
The simulation file of a CMOS layout plays a very important role in this thesis. The
simulation file is the input to the verification program which was implemented. Since it
is used as the source for the needed information for the CMOS layout, it is necessary to
discuss the way it is created and the information contained in its lines.
A. FROM MAGIC TO SIMULATION FILES
Computer-aided design (CAD) tools play an important role in the design of VLSI
layouts. Several tools have been developed to assist VLSI designers. One such tool for
CMOS technology layouts is Magic [9].
Magic was developed by the faculty and students at University of California, Berke-
ley (UCB) in 1983. It is an interactive system for creating VLSI circuit layouts. It consists
of interactive packages, the most important functions of which are:
1. Mead-Conway style of design. This implies simplified design rules and circuit struc-
tures.
2. Capability for designs of Manhattan-style layouts. This means that the edges in
the layout are vertical or horizontal.
3. Capability for MOSIS-scalable CMOS design rules. Magic's name for this technol-
ogy is SCMOS.
4. Hierarchical circuit extraction used to convert the graphical layout into a Caltech
Intermediate Form (CIF) file.
In order to generate a simulation file, several steps must occur. A VLSI layout.
can be designed using Magic. The result of this design is a file with the extension .mag.
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I units: 150 tech: scmos
p D Vdd Q 2 4 78 8
n D GND Q 2 4 78 -10
R GND 839
C Q GND 58
R Q 878
C D GND 13
R D 488
C Vdd GND 47
R Vdd 919
Figure 3.1: A .sir file for an inverter.
By using the extractor program which is in the Magic package, we come up with a CIF
representation of the file. The extension of this file is now .ext. This .ext file contains
informations such as transistor dimensions, circuit connectivity, and resistance and ca-
pacitance values between the different nodes of the circuit. The .ext file., which is the
hierarchical representation of the original layout, is converted to its fiat representation.
This is the simulation file and it has extention .sim. This transformation is done by
another UCB tool named ext2sim.
This discussion about Magic does not widely cover the subject, and the interested
reader may find a lot of detailed information in [101.
B. SIMULATION FILES
It is of great importance to identify the information provided by the simulation file.
Figure 3.1 illustrates the .sim file of an inverter.
The .sim file begins with a header line which contains the scale factor (150) and the
technology (scmos) of the circuit. Some simulation files may have another field describing
the format. In this thesis, scmos technology is required in the technology field (Berkeley
or MIT).
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Next, the transistor lines follow. Each transistor Has its own line, including
information about this transistor. Eight fields exist in the transistor line. which, in
sequence, are:
1. Transistor type (p or n).
2. Gate field, which contains the node label for the gate.
3. Source field, which contains the node label for the source.
4. Drain field, which contains the node label for the drain.
5. Length field, which contains the scaled length of the transistor.
6. Width field, which contains the scaled width of the transistor.
7. X-location, field which indicates the location of a center point inside the tran-
sistor.
8. Y-location. field which indicates the location of a center point inside the tran-
sistor.
In this thesis, the first six fields are considered to provide us with useful infor-
mation. The labels Vdd and GND which appear in a .sim file, indicate a connection
with the common voltage source and ground of the circuit. This label is placed either
in the source or in the drain field. This placement is performed by the extraction
process. It is done in a manner depending on the position of the gates in the layout.
For example, a gate can be rotated, inverted and so on. Accordingly, the Vdd or
GND label can be interchanged between source and drain fields. That has nothing
to do with the functionality of the transistors. A certain gate remains the same no
matter where the Vdd and GND are placed.
9
I units: 150 tech: scmos
p 3147_529 Vdd 3_955744 2 4 78 8
n 3_147_529 GND 3_955_744 2 4 78 -10
R GND 839
C 3_955744 GND 58
R 3_955744 878
C 3_147_529 GND 13
R 3_147_529 488
C Vdd GND 47
R Vdd 919
Figure 3.2: A .sim file for an inverter, without labels.
extraction process assigns numerical labels to all of them. An example of such assignment
is illustrated in Figure 3.2. Because of this, there are no unlabeled nodes within a layout.
In our further research we will consider that labels exist in all fields in a transistor line.
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IV. ANALYSIS AT TRANSISTOR LEVEL.
Initial research was conducted to specify the most efficient approach. This was
needed not only to achieve the final goal of identification for isomorphism, but also
decrease the execution time of the program.
A. GROUPING OF TRANSISTORS
As it was stated in Chapter 2, the more graph invariants (signatures) we identify
in a circuit layout, the more certainty exists about the isomorphism property. Initially,
the transistors are divided into two categories, P and N transistors. Furthermore, each
of these categories can be divided into four categories:
1. P1: P transistors without connection to Vdd.
2. P2: P transistors with connection to Vdd.
3. Ni: N transistors without connection to GND.
4. N2: N transistors with connection to GND.
Notice that there are no P transistors connected to GND nor N transistors con-
nected to Vdd due to the complementary technology of CMOS.
B. IMPLEMENTATION
A C program (see Appendix A) was written to implement this prelimenary process.
The first step in this program is to accept a .sim file as input. The program start
running by the command "iso" followed by one or two file names of .sim files. If one
filename is invoked, the program performs just device counting. If two filenames are
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invoked, it performs examination for isomorphism between them. These two files have
to be in order. That means, the first file cannot be smaller than the second one. From
now on we are going to refer to them as big (the first file) and small (the second file)
even though they might be equivalent (having same number of transistors).
The program then, opens this file (or these files), and creates a file named "isoout-
put", which contains all information from the recognition process. The information
contains the labels for input, output, phase and whatever else is helpful for the program
or the designer. It will also contain all error messages that may be prompted during the
program's execution.
After the program accepts its inputs, it first checks that they are in proper format.
This is done by examining the headers of the .sim files. In case the specifications are not
met, an error message is prompted and the program is terminated.
Then the program creates dummy head and tail pointers for the four linked lists.
These four lists are going to contain information for the transistors. Next, the rest of the
input files are read. Each line is read and all information stored in a temporary structure.
The process then continues the following 8 steps:
1. The first field is examined to see whether it is p or n.
2. If it is p, it is examined for existence of Vdd label in either source or drain fields.
3. If it has a Vdd label, this label is placed only in the source field. Then the remaining
of information is placed in a structure which is pointed to by the P2 linked list.
4. If it does not have a Vdd label, the information on this transistor is placed in a
structure which is pointed to by the P1 linked list.
5. If the first field is n, it is examined for GND label in either source or drain fields.
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6. If it has a GND label, this label is placed only in the source field. Then the rest of
the information is placed in a structure which is pointed by the N2 linked list.
7. If it does not have a GND label, the information on this transistor placed in a
structure which is pointed to by the N1 linked list.
8. Read in the next line. If transistor information is in the line go to step 1; otherwise
the program continues with the recognition process.
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V. EXAMINING .SIM FILES OF KNOWN CMOS
CIRCUITS.
An important goal of this research was to determine whether or not known CMOS
circuits can be recognized. Previously-conducted research [10] showed that this could
be done and also can be extented to more types of circuits. This thesis recognizes the






6. 2-phase clocked inverter.
7. 2-input precharged NOR.
S. 2-input precharged NAND.
The major factor for the selection of the above gates, was the existence of these
gates in the VLSI circuits library at NPS. Integrated tools can be used for the benefit of
NPS students, if these tools can cooperate and function together.
The circuits of these gates were designed using MAGIC and, through the extrac-
tion process, were hierarchically presented. The extracted files were converted to UCB
CIF format files, using the ext2sim procedure [9]. The ext2sim program created the
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needed .sim files. These simulation files were analyzed to identify the algorithm for their
recognition.
Several tests were conducted with .sim files. These files were either selected from
the NPS student projects or created for the purpose of this research. Testing files were
necessary because, for each type of gate, many arrangements of the labels in the different
fields may exist. Because the extraction process places the source and drain field labels
interchangeably we must carefully choose various testing files in order to exhaustively
test all possible configurations of these gates.
We discuss further details of the recognition process of each gate type in the next
two sections.
A. RECOGNITION ALGORITHMS
The recognition algorithms are described next. The algorithms use the four tran-
sistor lists which are named P1, P2, N1 and N2. In some gates, there are more than one
transistor from the same linked list. This case is resolved by referring to N1l, N12 for
N1 list. for example. The algorithms are:
1. INVERTER
1. Obtain a p-type and an n-type transistor, from the P2 and N2 linked lists, respec-
tively.
2. If gates and drains of P2 and N2 are the same, an inverter is found; otherwise,
continue with a different set of p and n transistors, taken from the P2 and N2 lists.
3. If no other set remains, exit the inverter recognition process.
2. PASSGATE




(a) Sources of P1 and NJ are the same, and different from all other fields.
(b) Drains of P1 and NI are the same, and different from all other fields.
(c) Gates of P1 and Ni are different,
then, a passgate is found; Otherwise, continue with a different set of p and n
transistors from P1 and Ni lists.
3. 2-INPUT NOR
1. Obtain two p-type and two n-type transistors from P1, P2. N2 and N2 linked lists.
We will refer to each N2 as N21 and N22, respectively.
2. If:
(a) Gates of P2 and N21 are the same, and different from all other labels.
(b) Gates of P1 and N22 are the same, and different from all other labels.
(c) Drains of N21 and N22 are the same, and
* Drain of P22 is the same as the source of P1.
* Drain of N21 (or N22) is the same as the drain of P1,
or,
* Drain of P2 is the same as the drain of P1.
* Drain of N21 (or N22) is the same as the source of P1,
then, a 2-input NOR gate is found; Otherwise, continue with different set of tran-
sistors, taken from P1, P2, N2 and N2 lists.
3. If no other set remains, exit the 2-input NOR gate recognition process.
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4. 2-INPUT NAND
1. Obtain two p-type and two n-type transistors from P2, P2, NI and N2 linked lists.
We will refer to each P2 as P21 and P22, respectively.
2. If:
(a) Gates of P21 and N2 are the same, and different from all other labels.
(b) Gates of P22 and NI are the same, and different from all other labels.
(c) Drain of P21 and P22 are the same, and
e Drain of P21 (or P22) is the same as the source of N1.
o Drain of N2 is the same as the drain of NI.
or.
o Drain of P21 (or P22) is the same the drain of N1.
* Drain of N2 is the same as the source of N1,
then. a 2-input NAND gate is found: Otherwise, continue with different set of
transistors. taken from P2. P2, NI and N2 lists.
3. If no other set remains, exit the 2-input NAND gate recognition process.
5. 2-PHASE CLOCKED INVERTER
1. Obtain two p-type and two n-type transistors from P1, P2. NI and N2 linked lists.
respectively.
2. If:
(a) Gates of P2 and N2 are the same, and different from all other labels.
(b) Gates of P1 and NI are different from each other and from all other labels.
and
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* Drain of P2 is the same as the source of P1.
e Drain of N2 is the same as the source of Ni.
* Drain of P1 is the same as the drain of N1,
or,
" Drain of P2 is the same as the source of P1.
" Drain of N2 is the same as the drain of N1.
" Drain of P1 is the same as the source of N1,
or,
* Drain of P2 is the same as the drain of P1.
* Drain of N2 is the same as the source of N1.
a Source of P1 is the same as the drain of N1,
or.
* Drain of P2 is the same as the drain of P1.
* Drain of N2 is the same as the drain of Ni.
* Source of P1 is the same as the source of N1.
then. a 2-phase clocked inverter is found; Otherwise, continue with different set of
transistors, taken from P1, P2, N1 and N2 lists.
:3. If no other set remains, exit the 2-phase clocked inverter recognition process.
6. PRECHARGED INVERTER




(a) Gates of P2 and N2 are the same.
(b) Gates of P2 and N2 are different from all other labels, and
" Drain of P2 is the same as the source of N1.
" Drain of N2 is the same as the drain of N1,
or.
" Drain of P2 is the same as the drain of N1.
" Drain of N2 is the same as the source of N1,
then, a precharged inverter is found; Otherwise, continue with different set of tran-
sistors, taken from P2, Ni and N2 lists.
3. If Po other set remains, exit the precharged inverter recognition process.
7. 2-INPUT PRECHARGED NOR
1. Obtain one p-type and three n-type transistors from P2, N1, Ni and N2 linked
lists. We will refer to each Ni as Nl1 and N12, respectively.
2. If.
(a) Gates of P2 and N2 are the same, and different from all other labels.
(b) Gates of Nil and N12 are different from each other, and from all other labels.
and
" Drain of P2 is the same as the drain of Nl1 and the drain of NI2.
" Drain of N2 is the same as the source of N12 and the source of Nil.
or,
9 Drain of P2 is the same as the source of Nl1 and the drain of N12.
e Drain of N2 is the same as the source of N12 and the drain of Nil.
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or,
* Drain of P2 is the same as the source of NIl and the source of N12.
* Drain of N2 is the same as the drain of Nl1 and the drain of N12,
or,
" Drain of P2 is the same as the drain of Nl1 and the source of N12.
" Drain of N2 is the same as the drain of N12 and the source of NIl,
then, a 2-input precharged NOR gate is found; Otherwise, continue with different
set of transistors, taken from P2, Nl1, N12 and N2 lists.
3. If no other set remains, exit the 2-input precharged NOR recognition process.
8. 2-INPUT PRECHARGED NAND
1. Obtain one p-type and three n-type transistors from P2, N1, NI and N2 linked
lists. We will refer to each N1 as Nl1 and N12, respectively.
2. If.
(a) Gates of P2 and N2 are the same and different from all other labels.
(b) Gates of NIl and N12 are different from each other and from all other labels,
and
a Drain of P2 is the same as the source of Nil.
* Drain of N2 is the same as the source of N12.
* Drain of Nil is the same as the drain of N12, and different from all other
labels,
or,
* Drain of P2 is the same as the source of NI1.
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" Drain of N2 is the same as the drain of N12.
" Drain of Nl1 is the same as the source of N12, and different from all other
labels,
or,
* Drain of P2 is the same as the drain of Nil.
* Drain of N2 is the same as the source of N12.
* Source of Nl1 is the same as the drain of N12, and different from all other
labels,
or,
* Drain of P2 is the same as the drain of NIl.
* Drain of N2 is the same as the drain of N12.
e Source of Nl1 is the same as the source of N12, and different from all
other labels,
then. a 2-input precharged NAND gate is found; Otherwise, continue with different
set of transuistors, taken from P2, Nil, N12 and N2 lists.
3. If no other set remains, exit the 2-input precharged NAND gate recognition process.
B. LENGTH AND WIDTH SIGNATURES
Through the recognition process of each gate, another process is also performed.
This process consists of placing the individual transistor information about length and
width in the appropriate field of gate's structure. For example, if the two transistors
which constitute an inverter have:
1. Length of p equal to 2.
2. Length of n equal to 3.
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3. Width of p equal to 4.
4. Width of n equal to 5,
then, a way must be found to include this sizing information in the sizing fields of
the identified inverter. This is necessary because, when the isomorphism identification
procedure starts, there must be a way to distinguish between inverters of different size.
The formation of the length and width gate labels follows certain rules. These rules
are referring to the lengths of p-type transistors; however, the same scheme is applied to
n-type transistors or widths. These rules are:
* The length field for each gate is divided into two parts. The first part refers to
p-type transistor lengths and the second to n-type transistors. The separation
betv, een the values of p-type and n-type transistors is marked by "-".
* If a circuit consists of more than one p-type transistor, two possibilities exist.
Either, all the lengths are the same or they are not. If all lengths are the same,
then only one length value appears; otherwise, all lengths appear, separated by
C. IMPLEMENTATION
A program (see Appendix A) was written in C to implement the gate recognition
process. The implementation includes additional steps. These are:
1. Creation of dedicated linked lists, one for every type of gate. These lists point to
structures that include the necessary information for each type of gate.
2. Execution of the recognition process for each type of gate.
3. If no gate is found (for a particular type of gate), continue with recognition of
another type of gate.
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4. Whenever a gate is found, then:
" Perform the length and width placement process, according to the rules de-
scribed in the previous section of this Chapter.
" Perform recognition of the labels for "input", "output", "phase", and others.
This information is needed as the output file will not include information on
all transistors. It will include only information about the gate as a circuit.
" Place the necessary information of each gate in a structure. This structure is
pointed to by the appropriate linked list.
" Remove the transistors that constitute the recognized gate.
5. Print all gates, with all appropriate information, in the output file.
D. PROGRAM ACCOMPLISHMENTS
The writing and testing of the previously described recognition process completes an
important phase of this thesis. The recognition of these gates demonstrates the possibility
and capability to identify more gate structures within a CMOS layout. However, we have
to admit that exhaustive recognition is inefficient in computation time. For example, it
may not be needed to search for numerous gates, if there is a small layout in which very
few gate types exist.
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VI. EXAMINATION OF .SIM FILES FOR
UNKNOWN CMOS CIRCUITS.
In Chapter V. it was examined how certain gates can be recognized. The next step
is to group the remaining transistors in a useful way. This final task is the examination for
existence of isomorphism property. As was stated in Chapter V, whenever a certain gate
is recognized, the transistors that constitute this gate are removed from the appropriate
linked list.
The remaining transistors in the layout can be divided in two categories [10]. These
are:
" Groups of transistors that constitute structures with connection to Vdd and GND,
with an existing path between them.
" Groups of transistors that constitute structures without paths to Vdd or GND.
A. STRUCTURES WITH PATH TO VDD AND GND
The algorithm for identification of structures with a path to Vdd and GND requires
the following steps:
1. A transistor is selected, with the Vdd label in its source field.
2. A search begins to find all transistors which are connected to the selected transis-
tor's source or drain.
3. A recursive process takes place ip order to identify all connected transistors.
4. When a connection to GND is found in any of the connected transistors, the process
is considered complete. If no connection to GND is found, there is a possible error.
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5. The above process is continued until no remaining transistor exist with connectivity
to Vdd and GND within the .sim file.
B. STRUCTURES WITHOUT PATHS TO VDD AND GND
In order to continue with this step, the previous process must be complete. The
algorithm for identification of these structures requires the following steps:
1. Select a remaining transistor in the .sim file.
2. Find all transistors which are connected to the selected one.
3. Recursively find all connected transistors.
4. If no other transistor exist in the .sim file, the process is considered complete.
Notice that there are cases in which all steps of the above process are not needed.
For example, if we have a single transistor which is not included in a bigger structure,
we need only the first two steps.
C. IMPLEMENTATION
The actual implementation of the previously mentioned algorithms includes more
steps. This is necessary as managerial procedures have to be added. These procedures
play an important role in the correct and efficient execution of the program.
The program first allocates space for a two-dimensional array. This array includes
the information needed from these structures. The first field in the array contains the
device number. The second field contains pointers to all transistors that constitute the
structure. Because these structures (devices) do not have a standard form, we cannot
use the same data structure format as before. Redimensioning of the structures and its
elements is also necessary to give flexibility. This is important, especially if memory
space is limited and a large circuit is examined. However, redimensioning was considered
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easier and faster than changing the data structure and parts of the program each time a
new circuit is analyzed.
The next step merges the four linked lists into two. The P1 and P2 lists are
combined in one, as well as the Ni and N2 lists. This is necessary as abstract devices can
have any formation of transistors. The formation must always follow the CMOS general
structure, which is, group of P transistors connected to Vdd, followed by N transistors
connected to GND.
Then, a search takes place to find a transistor whose gate, source or drain includes
the label Vdd. If one (or the first) is found, it is removed from the linked list. This will
reduce the execution time, as this transistor will not be selected again.
The search continues along the p-type and n-type transistor lists, to identify transis-
tors that are connected to the chosen one. A recursive search continues until all connected
transistors, in the p-type and n-type lists, are reached.
A checking procedure follows, to determine whether or not a connection to GND
exist. If no such connection exists, there is a possible error. However, a designer may
have transistors within a circuit, which are constantly high or low. This can happen for
functional purposes of the circuit. In that case, an error message acts interactively by
asking the user whether he wishes to reexamine the .sim file, because no path to GND
exists. If the user answers yes, the program is terminated. If the user answers no. the
program places this structure as a device and continues its execution.
All transistors that were identified as a structure are placed into an array. The
device counter is incremented and the search process starts again. It continues until no
other structure with a path from Vdd to GND exists.
The two linked lists with the remaining transistors are combined into a single list.
The first transistor of this list is selected and placed on the top of a stack. This transistor
is removed from the linked list.
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Then recursively compare all transistors which are connected to the selected one.
All these transistors are placed on the stack and removed from the linked list. When no
other transistor is found which is connected to this device, each transistor of the stack is
placed into device array. The algorithm repeats the same process for the current "first"
transistor. If no other transistor is left in the single linked list, this phase is considered
complete.
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VII. IDENTIFICATION FOR ISOMORPHISM.
The isomorphism identification is structured based on the levels discussed in pre-
vious Chapters. It is performed at transistor level, gate level and structure level. In
each of them, different signatures (properties) are examined and different graph invari-
ants are considered. These differences occur from the variance in information that can
be extracted. We now analyze the different factors that are important in isomorphism
checking for each level..
A. TRANSISTOR LEVEL
As mentioned in Chapter IV, the transistors that exist in every .sim file are placed
in four separate linked lists. This placement was done according to whether or not a
connection from Vdd to GND exits. This taxonomy of transistors gives the qualitative
property that we are going to use. The number of transistors in each linked list i: the
needed graph invariant. Four quantative comparisons are performed between transistors
of the two files:
1. Numerical comparison between the P1 list of the one file and the P1 list of the
other file.
2. Numerical comparison between the P2 list of the one file and the P2 list of the
other file.
3. Numerical comparison between the N1 list of the one file and the N1 list of the
other file.
4. Numerical comparison between the N2 list of the one file and the N2 list of the
other file.
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If the big file has fewer transistors of any type than the small file does, no isomor-
phism exists between them. If the big file has the same or more, we simply have an
indication that isomorphism may exist between them.
B. GATE LEVEL
After the gate recognition process is done to both files, two linked lists exist for each
type of gate. Each list contains gates of a given type, one from the big file and another
from the small file. The needed signatures come from the taxonomy which has already
been performed. The identification, for example, of an inverter implies two transistors
(a p-type and a n-type), connected in a certain way as it can be seen in Figure 3.1; the
gates connected together, as well as the drains connected together. Source-field of p-type
connected to Vdd and source-field of n-type connected to GND.
Furthermore, beside the connectivity implied by this taxonomy, more signatures are
tested. The length and the width of each gate were considered to be sufficient signatures.
The length and width preserved, as mentioned in Chapter V, the lengths and widths of all
transistors that constitute a particular gate. Three comparisons are performed between
the lists of a given type gates of the two .sim files:
* Numerical. If, for example, the big file has fewer inverters than the small one, no
isomorphism exists.
* Qualitative in lengths. A type of gate may be numerically in order, between the
two files, but the gates may differ. They do not differ in type, but in lengths. This
is the reason for such a comparison.




The structure identification process results in the creation of two linked lists, one
list for the structures of each file. Isomorphism is verified by examining if a structure
which exists in the second file exists also in the first. During this procedure, structures
with same total number of transistors are compared. Four types of comparisons are
performed:
1. Numerical comparisons between p-type transistors that are connected to Vdd.
2. Numerical comparisons between p-type transistors that are not connected to Vdd.
3. Numerical comparisons between n-type transistors that are connected to GND.
4. Numerical comparisons between n-type transistors that are not connected to GND.
A structure that consists of a set of certain types of transistors must exist in both




The program, which is provided within Appendix A, achieves the primary goal of
this thesis. This goal was to determine whether examination for isomorphism between
two files could be performed. This goal was met through the gate recognition process.
Algorithms for each separate type of gate were provided and implemented. This gate
recognition process gives the capability for the program to run in two ways, to check for
isomorphism or perform device counting. The algorithm's implementation and succesful
testing verifies the accomplishment of the primary goal.
B. FUTURE RESEARCH
Due to the complexity of VLSI circuits, tools to verify the correctness of a design
are considered extremely important. Their importance comes from the additicnal design
time and cost needed to correct design errors. This research gives another tool to the
designer to verify the correctness of the design. This research is considered as a part of
the initial stage of a much larger VLSI design and timing verifier.
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APPENDIX A: PROGRAM LISTINGS
A. GLOBAL VARIABLES
* EMMANOUIL N. ZAGOURAKIS THESIS MAR 1990 *








#define IsWhite(x) ((x=='\n') II (x==' ') II (xf'\t'))
#define IsDigit(x) ((060 <= x) && (x <= 071))
#define MAXLEN 50




* Transistor contains a pointer to the trans type; it also contains pointers *
* to gate, source, drain, length and width of the transistor; it also contains*


















trans *(structurel [NUMDEVICE] [NUMTRANS]);
trans *(stack[NUMTRANSJ);
trans *(stackl[NUMTRANS]);























































































* Definitions for head and tail pointers of the different linked lists. *
typedef struct header{
int length;









































































FILE *fp; /* pointer to the input big .sim file
FILE *cp; /* pointer to the input small file */


















































* Error messages issued by the program. *
static char *msgtbl[ERRTBL] = {
"Reference file format error in field 1",
"Reference file format error in field 2, unit:",
"The system run out of storage space. ",
"Reference file format error in field tech:",
"Reference file format error in filed scmos ",
"Enter first the big .sim file and then the small .sim file.",
"No isomorphism! The big file has less p trans. w/o Vdd than the small file.",
"No isomorphism! The big file has less p trans. with Vdd than the small file.",
"No isomorphism! The big file has less n trans. w/o GND than the small file.",
"No isomorphism! The big file has less n trans. with GND than the small file.",
"No isomorphism! The big file has less inverters than the small file.",
"No isomorphism! An small file's inverter doesn't match with any of the big. ",
"No isomorphism! The small file has inverters but the big hasn't.",
"*********The files are isomorphic in inverter structures.*************",
"No isomorphism! The big file has less 2ph.clock inverters than the small one.",
"No isomorphism! A small file's 2ph.clock inverter doesn't match with the big.",
"No isomorphism! The small file has 2ph. clock inverters but the big hasn't.",
"*******The files are isomorphic in 2ph. clock inverter structures.****",
"No isomorphism! The big file has less NOR2 gates than the small file.",
"No isomorphism! A small file's NOR2 gates doesn't match with any of the big.",
"No isomorphism! The small file has NOR2 gates but the big hasn't.",
"***********The files are isomorphic in NOR2 gate structures.**********",
"No isomorphism! The big file has less NAND2 gates than the small file.",
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"No isomorphism! A small file's NAND2 gates doesn't match with any of the big.",
"No isomorphism! The small file has NAND2 gates but the big hasn't.",
"************The files are isomorphic in NAND2 gate structures.********",
"No isomorphism! The big file has less PRECH. NAND2 gates than the small one.",
"No isomorphism! A small file's PRECH. NAND2 gates doesn't match with the big.",
"No isomorphism! The small file has PRECH. NAND2 gates but the big hasn't.",
"*******The files are isomorphic in PRECH. NAND2 gate structures.******",
"No isomorphism! The big file has less PRECH. NOR2 gates than the small file.",
"No isomorphism! A small file's PRECH. NOR2 gates doesn't match with the big. ",
"No isomorphism! The small file has PRECHARGED NOR2 gates but the big hasn't.",
"********The files are isomorphic in PRECH. NOR2 gate structures.*******",
"No isomorphism! The big file has less PASSGATES than the small file.",
"No isomorphism! A small file's PASSGATES doesn't match with any of the big. ",
"No isomorphism! The small file has PASSGATES but the big hasn't.",
"**********The files are isomorphic in PASSGATE structures.*************",
"No isomorphism! The big file has less PRECH. inv. gates than the small one.",
"No isomorphism! A small file's PRECH. inv.doesn't match with any of the big. ",
"No isomorphism! The small file has PRECH. inverter gates but the big hasn't.",
"********The files are isomorphic in PRECH. inverter structures.****",
"********The files are isomorphic in number of transistors. ************"
* This program takes as input 2 files in .sim format and tries to find *
* if isomorphism exists between the two files. This is done by examining *
* the existance of certain gate structures and by comparing the number *
* of each kind of gate. If we consider the first file bigger than the *
* second it won't be isomorphism if eg. the small file has more inverters*
* than the big file. *
* It can also be used as a verifier of VLSI layouts if we know in advance*
* of the test how many gates of a certain kind exist in the layout. In *
* case a mistake of any kind may have occured in a certain gate,the total*
* number of gates of that kind will be less than expected. *
* The results exist in two files. The first is the "output" file which *
* gives us more details about each gate which was identified (such as *
* inputoutputphase e.t.c.). The second is the "isooutput" which give us*
* only the number of gates identified by the program, indexed by file and*
















create-.heado; /* for header nodes *




if (ref ok ==TRUE){








































* Merge two lists p1 and p2.*
headerl-.newp->length = header-.nevp2->length + header..newpl->length;
headerl-.newn->length = header-.newn2->length + header-.newnl->length;
if(header..newpl->lerigth ==) {
(header-.newpl->head) = header-.newp2->head;
(header-.nepl->tail) = header-.nevp2->tail ;}
else {


















cp = fopen(argv[2l,"r"); /* file from the reference layout *
simok=proper(cp);
else exit(O);
fprintf(fo,"*********** S E C 0 N D file (Small one) *********\n");
if(Csimok == TRUE)&&(rec!=1)) f /* recl when we have one file *
strcpy(buffer,blank);
transistor(cp); /* create trans lists *















































































* This function builds indirectly the 4 transistor lists which are: •
* 1. p transistors with Vdd in either source or drain fields *
* 2. p transistors w/o Vdd in either source or drain fields *
* 3. n transistors with GND in either source or drain fields *














}/* end while *
" This function builds the 2 link lists of p type transistors.
" It also places the "Vdd" label in source field in case it exists in the*
" drain field, in order to simplify all later comparisons between transl!stors*





curr1=header-.newp1->tail; /* p1 not connecting to Vdd *
curr2=header..newp2->tail; /* p2 are those connect to Vdd *
done=FALSE;
while(!done){
fscanf(p,"%s %/s %s ",temp->gate,temp->source,temp->drain);
fscanf(p,"Y.s '.s ",temp->length,temp->width);
fscanf (p, "Y.s" ,buffer);










































nevpl->gate=malloc(sizeof (char) * strlen(temp->gate)+l);
nevpl->source--malloc(sizeof(char) * strlen~temp-)source)+1);
newpl->drain=malloc(sizeof(char) * strlen(temp->drain)+1);









*This function builds the 2 link lists for the n type transistors.*














fscanf (p , "Ys'1,temp->width);






nevn2->type-malloc(sizeof (char) * strlen(temp->type)+1);

















). * end else *



















nevnl->soate=malloc(sizeof (char) * strlen~tmp->ate)+i)
newnl->dorcen-malloc(sizeof(char) * strlen(temp->sorcen)+);
revnl->length-malloc(sizeof(char) * strlen(temp->length)+l);









B. GATE RECOGNITION PROCESS






















if(((strcmp(first->gate,second->gate))==O)&& /* is it an inverter? *
((strcmp(first-drain~second-drain))0=)) f




newinv=Newlnverto; /* create a node in the link list to hold
the informat ions about the found
inverter *




else { * if this is not the first entry it is
the last entry *
head..inv->tail=newinv;
curr->nextnevinv;
* allocate needed space for the appropriate data*
nevinv->input-malloc(sizeof (char) *strlen(f irst->gate)+l);
newinv->output-xnalloc(sizeof(char) *strlen(first->drain)+1);




















*Remove the transistors that now constitute an inverter. Delete the used*
















































trans *first, *second, *third;











while((first !=NULL)&&(stop ==FALSE)) { * search through the transistor















((strcmp(second->source ,third->drain) )==O)))) f




nevpreinv=NevPreinvo; /* create a node in the link list to hold
the informations about the found prech.
inverter.
if(head-.preinv-head=NULL){ /*is this the first entry in the list?*/
head..preinv->head=newpreinv;
head..preinv->tail=newpreinv;






newpreinv->phaseamalloc(sizeof (char) * strlen(second->gate)+i);

























newpreinv->width-malloc(sizeof (char)* strlen(f irst->width)+l);
strcpy(newpreinv->width,first->width);
else if ((strcmp (second->width, third->width) )==O){














*Remove the transistors that now constitute an precharged inveter. Delete*











































































































































































* This function identifies the 2 phase locked inverters and places them *







trans *first, *second, *third, *forth;



























































































































































































































































trans *first, *second, *third, *forth;


































































































strcat (newnor2- >width ,forth- >width);
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else if(((strcmp(first->widthseconi->width)) '=O)&&



























































































































trans *first, *second, *third, *forth;

























































































((strcmp (third->width,forth->width) )==)) {
totalwidth=(strlen(f irst->width) 4strlen(third->width) +
strlen(second->wieth)+3);




















































































































* This function identifies the precharged 2 input NOR and NAND gates and *
* places them in a separate link list. The searching is done concurrently*







trans *first, *second, *third, *forth;

































((strcmp(third->source ,forth->drain) )=O)) II
(((strcmp(first->drain,second->source))==o)&&
((strcmp(second->drain,third->source))==O)&&
















newprenand2->input2=malloc (sizeof(char) *strlen(second->gate). );
newprenand2->ipatemalloc(sizeof (char) *strlen(tirdt->gate)+ );
newprenand2->opsemalloc(sizeof(char)*strlen~first->ae)+);


















































































































((strcmp (third->source ,second->source) )==O) &&



















































































































































C. STRUC T URE RECOGNITION
" This function performs the recognition of the big file's abstract *
" structures.*
Function comparestructures 1 (

























for (i1l; i<=nuxnpl; i++)
/* Find all of the n-type transistors that





if(second==NULL)break; /* no more N type; exit *
prev2nd=second;













**Has a p-type transistor which connects to Vdd been found? *
**Yes, has a matching n-type been found? No. error in .sim *















}** Has a p-type transistor which connects to Vdd been found? **




** A partial levell device has been found. Repeat the loop and **




* A levell device has been found reset the search pointers and **



















** There are no transistors connected to Vdd left connect *
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**the remaining transistors in the file. *











**There are no transistors connected to Vdd left connect *


































ncount1 nuindev icel1] +;
nicountilnumdevicel]+.;
**This function removes the transistor from the stack and *





structurel [numdevicelJ [numtransi.+J = stacki [--stacknuml];
**This function compares the transistor with all of the *
**in the list to find a match. It calls itself recursively *







** Remove the transistor that now is part of an abstract structure. **
** If the transistor lists' head or tail pointer are to be **
** deleted change the head or tail. Delete the used transistor **







else { if(start== headerl-new->head &&set!=TRUE)
headerl-new->head = start->next;
headerlnew->length--;}

























************* ** ** *** * * *** ******** ******* ******* ***********
** A match was found, place the transistor on the stack and **
** find any transistors which connect to it. **
Pushl(start);
combinel(start,prevlst);
** The recursive call comes back to here. Reset the searching **
** pointers to continue the search. **
start=header_new->head;}
else




** No more transistors to compare this time. Place the **
** into the structurel device array. *
Popi ();
}
** This function compares the transistor with all of the **
** in the list to find a match. It calls itself recursively **
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** Remove the transistor that now is part of a level I device. **
** If the transistor lists' head or tail pointer are to be **
** deleted change the head or tail. Delete the used transistor **
** and decrease the transistor lists' length. **
compare = startp;









































**A match was found, place the transistor on the stack and *
**find any transistors which connect to it. *
Pushl(startp);
,ombinep1~(5'-artp,previrt);
**The recursive call comes back to here. Reset the searching *
**pointers to continue the search. *
sta-rtp=beader1-.newp->head;
else
**No match was found increment the pointers. *
prevlststartp;
startp=startp->next;
**No more transistors to compare this time. Place the *
**into the levell device array. *
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Pop1);}
** This function compares the transistor with all of the **
** in the list to find a match. It calls itself recursively **












** Remove the transistor that now is part of a structure. **
** If the transistor lists' head or tail pointer are to be **
** deleted change the head or tail. Delete the used transistor **






else { if(startn== headerl-newn->head &&set!=TRUE){
headerl-newn->head = startn->next;
headerlnewn->length--;}

















**Are there any transistors that can be connected to this *
**device. *






*A match was found, place the transistor on the stack and *
**find any transistors which connect to it. *
Pushl~startn);
combinenl(startn,previst);
*The recursive call comes back to here. Reset the searching *




**No match was found increment the pointers. *
prevlststartn;
startnstartn->next;
**No more transistors to compare this time. Place the *
**into the levell device array. *
PoplO);
**Function checkp(lo,hi) *
**This function compares the transistor with all of the *
**in the list to find a match. It calls itself recursively *





























if(((strcmp(second->source,structurel [nunidevicel] [ii ->source))0=) I


























*This function recognizes the small file's abstract structures.*
Function comparestructureso(
























for (i1l; i<=nump; i++)
/* Find all of the n-type transistors that





if(second==NULL)break; /* no more N type; exit *
prev2nd=second;
*Does the n-type transistor connect to the p-type transistor? *












**Has a p-type transistor which connects to Vdd been found? *
**Yes, has a matching n-type been found? No, error in .sim *
*file because a Vdd transistor must go to an n-type sometime. *
if ((pvdd==TRUE) && (ground==FALSE)){
tcount Enumdevice] numtrans- 1;
print-.erroro;











** Has a p-type transistor which connects to Vdd been found? **




** A partial levell device has been found. Repeat the loop and **




** A levell device has been found reset the search pointers and **




















**There are no transistors connected to Vdd left connect *
**the remaining transistors in the file. *
*Combine the two transistor lists for easy recursive compares.**
header-.new = createo;








*There are no transistors connected to Vdd left connect *








tcount £numdevice] numtrans- 1;
numdevice4+;
























nicount Lnumdev ice] 44;
**This function removes the transistor from the stack and *




structure [numdevice] [numtrans4+] =stack [--stacknum];
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* This function compares the transistor with all of the *
* in the list to find a match. It calls itself recursively *






* Remove the transistor that now is part of a structure. *
* If the transistor lists' head or tail pointer are to be *
* deleted change the head or tail. Delete the used transistor *




































** A match was found, place the transistor on the stack and **
** find any transistors which connect to it. *
Push(start);
combine(startprevlst);
** The recursive call comes back to here. Reset the searching **




** No match was found increment the pointers. **
prevlst=start;
start=start->next;
** No more transistors to compare this time. Place the **
** into the levell device array. **
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Pop();}
** This function compares the transistor with all of the **
** in the list to find a match. It calls itself recursively **







** Remove the transistor that now is part of a structure. *
** If the transistor lists' head or tail pointer are to be *
** deleted change the head or tail. Delete the used transistor *
** and decrease the transistor lists' length. **
compare = startp;



































((strcmp(startp->source,"Vdd"1)) !0)) 1 I
(((strcmp(startp->drain,compare->drain) )=O)&&
((strcmp(startp->source,"Vdd")) !0)))
**A match was found, place the transistor on the stack and *
**find any transistors which connect to it. *
Push(startp);
combinep(startp ,prevlst);
'M Te recursive call comes back to here. Reset the searching *
**pointers to continue the search. *
startp=header-.nevp->head;
else




** No more transistors to compare this time. Place the **
** into the device array. **
Pop();
** This function compares the transistor with all of the **
** in the list to find a match. It calls itself recursively **







** Does this n-type transistor connect to ground? **
if ( (strcmp ("GND", startn->source) ) ==0){
ground=TRUE;}
** Remove the transistor that now is part of a structure. **
** If the transistor lists' head or tail pointer are to be **
** deleted change the head or tail. Delete the used transistor **
** and decrease the transistor lists' length. **


































*A match was found, place the transistor on the stack and *




** The recursive call comes back to here. Reset the searching **
** pointers to continue the search. **
startn=header-newn->head;}
else{




** No more transistors to compare this time. Place the **
** into the levell device array. **
Pop() ;}
/******************************************************************
** This function compares the transistor with all of the **
** in the list to find a match. It calls itself recursively **























































* This function identifies if there exists isomorphism between the *
* the transistors,doing this only numerically!*
Function isotrans()
if(nl < (header-.newpl->length)) { error(6); exit(O); I
if(p2 < header-.nep2->length) { errorC7); exit(O); I
if(nl < header-.newnl->length) { errorC8); exit(O); I
if(ri2 <header..newn2->length) { error(9); exit(O);}
error (42);
" This function identifies if there exists isomorphism between the *
" the inverters, numerically and qualitatively by checking assigned *
" signatures like depth and width.*







if(headl-inv->length < head-.inv->length) error(1O);
while(second!=NULL) {
while(first!=NULL){
if ((first->flag==O)&& ((strcmpCf irst->length,second->length) )==)&&
((strcmp(first->width,second->width))==O)) (
first->flag=l; /* mark off the matched one *
first=headl-inv->head;
ok=TRUE;
break; /* found one now advance 2nd *
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else first = first->next;
}/* end while first*/
if(ok!=TRUE) ( error(11); exit(O); } * no iso in inverter lists *
else secondsecond->next;
} * end while second *
error(13);
*This function identifies if there exists isomorphism between the *
" the 2 -phase clocked inverters, numerically and qualitatively
" by checking assigned signatures like depth and width.*
















else first = first->next;




* This function identifies if there exists isomorphism between the *
* the NOR2 gate structures, numerically and qualitatively, by*
* checking assigned signatures like depth and width.
















else first = first->next;
if(ok!=TRUE) { error(19); exit(O);}
else second=second->next;
error (21);
*This function identifies if there exists isomorphism between the *
*the NAND2 gate structures, numerically and qualitatively*








if(headl-.nand2->length < head-.nand2->length) error (22);
while(second!=NULL) {
while(first!=NULL){






else first = first->next;
if(ok!=TRUE) f error(23); exit(O);}
else secondsecond->next;
error (26);
*This function identifies if there exists isomorphism between the *
*the precharged NAND2 gates, numerically and qualitatively*
*by checking assigned signatures like depth and width.*
* f irst->flagO indicates the first time for the device comparison)*
Function isoprenand2()
mnt oh;













else first = first->next;
if(ok!=TRUE) { error(27); exit(O);}
else secondsecond->next;
error (29);
*This function identifies if there exists isomorphism between the *
*the precharged NOR2 gates, numerically and qualitatively, by*
*checking assigned signatures like depth and width.*
















else first = first->next;
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if(ok!=TRUE) ( error(31); exjt(O);
else secondsecond->next;
error(33);
*This function identifies if there exists isomorphism between the *
*the PASSGATE gate structures, numerically and qualitatively, by *
*checking assigned signatures like depth and width.*
















else first = first->next;




" This function identifies if there exists isomorphism between the *
" the precharged inverter gates, numerically and qualitatively, by *
" checking assigned signatures like depth and width.*

















if(ok!=TRUE) ( error(39); exit(O);}
else second=second->next;
error (41);
*This function identifies if there exists isomorphism between the *








if( (pcount Li]==pcountl Lj))&&(ncount Li) =ncountl jl])&&
(picount Li] =plcount1 i] )&&(p2count Li] =p2count1lj])&&
(nlcount~i]==nlcountl[j] )&&(n2count[i]==n2countl[j])) okl1;
if(ok!=1){
printf("NO-ISJMLRPHISM! Better check the 'outputlfile\n");
fprintf(fo,"Indication of NON-ISOMORPHISM ! The structure below,");
fprintf(fo,"which is from the small file doesn't match exactly with");
fprintf(fo,"any of the structures of the big file \n");
for(k=1; k<=tcount~i]; k++) {
nodes=structure Li] Lk];




* This function examines the two files which are going to be checked for *
* isomorphism or just verification of any design if they are .sim files. *
* This is done by checking the first line of each file if it's according *








fscanf(FP,"%s %,s %s 7s %s \n",scan[O],scan[1],scan[2],scan[3],scan[4]);
printf("%s %s %s %s %s ",scan[O] ,scan[l] ,scan[2] ,scan[3] ,scan[4]);
if ((strcmp (scan[O],"I")) != 0) error(O);
if ((strcmp (scan[1],"units:")) != 0) error(1);
if ((strcmp (scan[3],"tech:")) != 0) error(3);
if ((strcmp (scan[4],"scmos")) != 0) error(4);
ok = TRUE;
if(FP fp) printf("big file ok\n");
if(FP cp) printf("small file ok\n");
return(ok);
* This function handles the error messages which are going to appear on *
* screen in case a typing error is made or a different format file is *










































temp->head = temp->tail = NULL;
return(temp);





temp->head = temp->tail = NULL;
return(temp);
* This function creates the head and tail nodes for the list of 2-input *





temp->head = temp->tail = NULL;
return(temp);}


































" This function creates the head and tail nodes for the list of precharged *







* This function creates the head and tail nodes for the list of precharged *




















































































*This function creates the node for a stucture of 2-input NOR gate.*
nor2 *Newnor2()
* nor2 *newnor2;





























































* This function prints all transistors according to their properties*
* used in the entire program. That means there are four sets of *
* transistors which are printed :
* 1. P transistors without Vdd in the source field.*
* 2. P transistors with Vdd in the source field.*
* 3. N transistors without GND in the source field.*










fprintf(fo,"The p-type transistors not connected to Vdd in this file are:\n");
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for(i=1; i<= header-.nevpl->length; i++) f





fprintf(fo,"The p-type transistors connected to Vdd in this file are:\n");
I
for(i=1; i<= header..newp2->length; i++){





fprintf(fo,"The n-type transistors not connected to GND in this file are:\n");
I
for(i=1; i<=header-.newn1->length; i++){





fprintf(fo,"The n-type transistors connected to GND in this file are:\n");
I
for(i=1; i<=header..newn2->length; i++){
fprintf(fo,"N2 No%d - GATE:%s SOURCE:Zs DRAIN:7.s \n",i,node4->gate,
node4->source ,node4->drain);
node4=node4->next;








fprintf(fo,"The INVERTERS that exist in this file are:\nfl);
I
tor(P41; i<=hbad-nv->length; i++){
fprintf(fo,"INVERTER NoY4 - INPUT: %~s OUTPUT: %~s LENGTH: %~s WIDTH: %.s \n",
i ,nodejinv->input ,node-inv->output ,nodejinv-)length,nodejinv->width);
node-inv = node-inv->next;





fprintf(f a," \n "1);
if (head..preinv->length!=0) {
fprintf(fo,"The PRECHARGED INVERTERS that exist in this file are:\n");
for~iti; i<=heat-preinv->length; i++){
fprintf(fo,"PRECH.INVERTER NoVA - INPUT:Ys OUTPUT:%s PHASE:%s \n",
i ,node.preinv->input ,node..preinv->output ,node..preinv->phase);
fprintf(f a," LENGTH: %s WIDTH: %~s \n",
node..preinv->length ,node..preinv->width);
node..preinv = node..preinv->next;








fprintf(fo,"The PASSGATES that exist in this file are:\n");
I
for(i=1; i<=head-pass->length; i++){
fprintf(fo,"PASSGATE No %~d - TERMi: Y.s TERM21: %s5 PHP: %.s PHN: %~s \n",
i,node..pass->terminall ,node-.pass->terminal2,node-.pass-)php,node-.pass->phn);
fprintf(f o," LENGTH: %~s WIDTH: %s \n", node-.pass->length,
node-.pass->width);
node-.pass=node-.pass->next;








fprintf(fo,"The 2-PHASE CLOCK INVERTERS that exist in this file are:\n");
I
for(i=1; i<=head-2clinv->length; i++){A
fprintf(fo,"2 PH. CLOCK INV. No/d - INPUT:Ys OUTPUT:%s PHP:%s PHN:%s \n",i,
node-.2clinv->input ,node-.2clinv->output ,node..2clinv->php ,node..2clinv->phn);
fprintf(f 0," LENGTHYs WIDTH:7s \n"
node-.2clinv->length,node-.2clinv->width);
riode-.2clinv=node-.2clinv->next;








fprintf(fo,"The 2-input NOR gates that exist in this file are:\n");
I
for(icl; i<=head-.nor2->length; i++){
fprintf(fo,"NOR-2 No%d - INPUTI:%s INPUT2:%/s OUTPUT:%s \n"
i ,node-.nor2->inputl ,node..nor2->input2,node-.nor2->output);
fprintf(f 0," LENGTH:%s WIDTH:%s \n",
node-.nor2->length,node-.nor2->width);
node-.nor2=node-.nor2->next;








fprintf~fo,"The 2-input NAND gates that exist in this file are:\n");
for~i=1; i<=head-.naxid2-)length; i++){
fprintf(fo,"NAND-2 No%d - INPUT1:/s INPUT2:Ys OUTPUT:%s \n",
i ,node..nand2!->inputl .node..nand2->input2 ,node..nand2->output);
fprintf Cf ," LENGTH:%s WIDTH:Ys \n",
node..nand2->length ,node-.nand2->width);
node-.nand2=node-.nand2->next;








if (head-.px anand2->1ength! =0){
fprintf(fo,"The 2-input PRECHARGED NAND gates that exist in this file are:\n");-
I
for~il1; i<=head..prenand2->length; i++){
fprintf(fo,"PRECH. NAND-2 No'/4 - INPUTI:Ys INPT2:%s OUTPUT:Ys \n",
i ,node..prenand2-)inputl ,node-.prenand2->input2 node..prenand2->output);
fprintf(fo," PHASE:Ys LENGTH:%s WIDTH:%s \n",
node-prenand2->phase ,node..prenand2->length node-prenand2->width);
node..prenand2=node-.prenand2->next;







if (head-prenor2->length !=0) {
fprintf(fo,"The 2-input PRECHARGED NOR gates that exist in this file are:\n");
I
for(i=1; i<=head-prenor2->length; i++){
fprintf(fo,"PRECH. NOR-2 NoY~d - INPUTi:Ys INPUT2:%s OUTPUT:Y.s \n",
i ,node-.prenor2->input1 ,node..prenor2->input2 node..prenor2->output);




i" This function prints all the transistors which were not grouped in *






for(i=1; i<= numdevice; i++) {
fprintf(fo,"\nThere are 7d transistors in this device.\n",tcount[i]);
for(j=1; j<= tcount[i]; j++) {
node = structure[i] [j];




* This function prints all the transistors which were not grouped in *






for(i=1; i<= numdevicel; i++) {
fprintf(fo,"\nThere are 7d transistors in this device.\n",tcountl[i]);
for(j=1; j<= tcountl[i]; j+ ) {
node = structurelLi[i];





* This function provides the error message for the structure *
* procedure. *
print-error(0{
printf("There is a transistor connected to Vdd with no path to GND.\n");
printf(" Please verify your circuit.\n");
fprintf(fo,"There is a transistor connected to Vdd with no path to GND.\n");
fprintf(fo," Please verify your circuit.\n");
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